Skip to content
Snippets Groups Projects
Commit 2478ae77 authored by User expired's avatar User expired
Browse files

Plans of the solar panel test platform 

Test platform is used to measure power output of a solar panel under the current irradiation conditions.
parent 73be366e
No related branches found
No related tags found
1 merge request!51Created new KiCad projects, organised libraries
Expand all Hide whitespace changes
Inline Side-by-side
Showing
with 1778 additions and 0 deletions
hardware/PCB/libs/forte.kicad_sym
+ 46
− 0
View file @ 2478ae77
......@@ -1052,6 +1052,52 @@
)
)
)
(symbol "Solar_Charger" (in_bom yes) (on_board yes)
(property "Reference" "U" (at 0 8.89 0)
(effects (font (size 1.27 1.27)))
)
(property "Value" "" (at 0 8.89 0)
(effects (font (size 1.27 1.27)))
)
(property "Footprint" "" (at 0 8.89 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "Datasheet" "" (at 0 8.89 0)
(effects (font (size 1.27 1.27)) hide)
)
(symbol "Solar_Charger_0_1"
(rectangle (start -8.89 7.62) (end 8.89 -7.62)
(stroke (width 0) (type default))
(fill (type none))
)
)
(symbol "Solar_Charger_1_1"
(pin input line (at -11.43 -2.54 0) (length 2.54)
(name "+BAT" (effects (font (size 1.27 1.27))))
(number "" (effects (font (size 1.27 1.27))))
)
(pin input line (at 11.43 2.54 180) (length 2.54)
(name "+LOAD" (effects (font (size 1.27 1.27))))
(number "" (effects (font (size 1.27 1.27))))
)
(pin input line (at -11.43 5.08 0) (length 2.54)
(name "+SOLAR" (effects (font (size 1.27 1.27))))
(number "" (effects (font (size 1.27 1.27))))
)
(pin input line (at -11.43 -5.08 0) (length 2.54)
(name "-BAT" (effects (font (size 1.27 1.27))))
(number "" (effects (font (size 1.27 1.27))))
)
(pin input line (at 11.43 -2.54 180) (length 2.54)
(name "-LOAD" (effects (font (size 1.27 1.27))))
(number "" (effects (font (size 1.27 1.27))))
)
(pin input line (at -11.43 2.54 0) (length 2.54)
(name "-SOLAR" (effects (font (size 1.27 1.27))))
(number "" (effects (font (size 1.27 1.27))))
)
)
)
(symbol "TEROS-10" (in_bom yes) (on_board yes)
(property "Reference" "U" (at 0 2.54 0)
(effects (font (size 1.27 1.27)))
......
hardware/PCB/solar_test_board/solar_test_platform/solar_test_platform.kicad_pcb 0 → 100644
+ 2
− 0
View file @ 2478ae77
(kicad_pcb (version 20221018) (generator pcbnew)
)
\ No newline at end of file
hardware/PCB/solar_test_board/solar_test_platform/solar_test_platform.kicad_pro 0 → 100644
+ 332
− 0
View file @ 2478ae77
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.1,
"copper_line_width": 0.2,
"copper_text_size_h": 1.5,
"copper_text_size_v": 1.5,
"copper_text_thickness": 0.3,
"other_line_width": 0.15,
"silk_line_width": 0.15,
"silk_text_size_h": 1.0,
"silk_text_size_v": 1.0,
"silk_text_thickness": 0.15
},
"diff_pair_dimensions": [],
"drc_exclusions": [],
"rules": {
"min_copper_edge_clearance": 0.0,
"solder_mask_clearance": 0.0,
"solder_mask_min_width": 0.0
},
"track_widths": [],
"via_dimensions": []
},
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"conflicting_netclasses": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"endpoint_off_grid": "warning",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"missing_bidi_pin": "warning",
"missing_input_pin": "warning",
"missing_power_pin": "error",
"missing_unit": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"simulation_model_issue": "error",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": []
},
"meta": {
"filename": "solar_test_platform.kicad_pro",
"version": 1
},
"net_settings": {
"classes": [
{
"bus_width": 12,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6
}
],
"meta": {
"version": 3
},
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "",
"specctra_dsn": "",
"step": "",
"vrml": ""
},
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.375,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.15
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "",
"page_layout_descr_file": "",
"plot_directory": "./",
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",
"spice_model_current_sheet_as_root": true,
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"71b746c6-a137-4002-80aa-59932fdb51a7",
""
]
],
"text_variables": {}
}
hardware/PCB/solar_test_board/solar_test_platform/solar_test_platform.pdf 0 → 100644
+ 0
− 0
View file @ 2478ae77
File added
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment